A Review Of atomic
The memory controller is only in control of ensuring that that memory & cache on different processors stays consistent - if you compose to memory on CPU1, CPU2 won't manage to go through another thing from its cache. It isn't its duty to make certain that They are the two hoping to control a similar details. There are many small degree Guidance use